PCI-1780

8-ch Counter/Timer Card

User Manual

Copyright

The documentation and the software included with this product are copyrighted 2002 by Advantech Co., Ltd. All rights are reserved. Advantech Co., Ltd. reserves the right to make improvements in the products described in this manual at any time without notice. No part of this manual may be reproduced, copied, translated or transmitted in any form or by any means without the prior written permission of Advantech Co., Ltd. Information provided in this manual is intended to be accurate and reliable. However, Advantech Co., Ltd. assumes no responsibility for its use, nor for any infringements of the rights of third parties, which may result from its use.

Acknowledgments

PC-LabCard is a trademark of Advantech Co., Ltd. IBM and PC are trademarks of International Business Machines Corporation. MS-DOS, Windows, Microsoft Visual C++ and Visual BASIC are trademarks of Microsoft Corporation. Intel and Pentium are trademarks of Intel Corporation. Delphi and C++ Builder are trademarks of Inprise Corporation.

CE notification

The PCI-1780, developed by ADVANTECH CO., LTD., has passed the CE test for environmental specifications when shielded cables are used for external wiring. We recommend the use of shielded cables. This kind of cable is available from Advantech. Please contact your local supplier for ordering information.

On-line Technical Support

For technical support and service, please visit our support website

Note:

Concerning environmental protection, to reduce the paper used for the user's manual. Starting the page of *Appendix C*, please use the PDF file on the CD-ROM or download form support on www.advantech.com.

i

Part No. 20031780102nd EditionPrinted in TaiwanMay 2005

Contents

1. INT	RODUCTION	1
1.1	Features	1
1.2	APPLICATIONS	
1.3	INSTALLATION GUIDE	
1.4	SOFTWARE OVERVIEW	5
1.5	DEVICE DRIVERS PROGRAMMING ROADMAP	6
1.6	Accessories	
2. INS	TALLATION	9
2.1	UNPACKING	9
2.2	DRIVER INSTALLATION	11
2.3	HARDWARE INSTALLATION	12
2.4	DEVICE SETUP & CONFIGURATION	15
3. SIG	NAL CONNECTIONS	19
3.1	Overview	19
3.2	SWITCH AND JUMPER SETTINGS	19
3.3	SIGNAL CONNECTIONS	21
APPE	NDIX A. SPECIFICATIONS	25
APPE	NDIX B. BLOCK DIAGRAM	27
APPE	NDIX C. REGISTER STRUCTURE AND FORMAT	29
C.1	Overview	
C.2	I/O PORT ADDRESS MAP	
C.3	Counter 0/1/2/3/4/5/6/7 mode — BASE+00/08/10/18/20/28/30/38H	
C.4	Counter 0/1/2/3/4/5/6/7 LOAD — BASE+02/0A/12/1A/22/2A/32/3AH	39
C.5	Counter 0/1/2/3/4/5/6/7 Hold — BASE+04/0C/14/1C/24/2C/34/3CH	40
C.6	Counter 0/1/2/3/4/5/6/7 command — BASE+06/0E/16/1E/26/2E/36/3EH	41
C.7	COMMAND ENABLE — BASE+40H	42
C.8	INTERRUPT CONTROL — BASE+42H	43
C.9	INTERRUPT STATUS — BASE+42H	43

C.10	CLEAR INTERRUPT — BASE+44H	44
C.11	DIGITAL OUTPUT — BASE+48H	44
C.12	DIGITAL INPUT — BASE+48H	44
C.13	BOARD ID — BASE+4EH	45
C.14	FOUT 0/1/2/3/4/5/6/7 CONTROL — BASE + 50~5FH	46
APPEN	DIX D. WAVEFORM OF EACH MODE	49
D.1	Mode A waveform	51
D.2	MODE B WAVEFORM	52
D.3	MODE C WAVEFORM	53
D.4	MODE D WAVEFORM	54
D.5	MODE E WAVEFORM	55
D.6	MODE F WAVEFORM	56
D.7	MODE G WAVEFORM	57
D.8	MODE H WAVEFORM	58
D.9	MODE I WAVEFORM	59
D.10	Mode J waveform	60
D.11	MODE K WAVEFORM	61
D.12	Mode L waveform	62
D.13	MODE O WAVEFORM	63
D.14	MODE R WAVEFORM	64
D.15	MODE U WAVEFORM	65
D.16	MODE X WAVEFORM	66

1. Introduction

Thank you for buying the Advantech PCI-1780. The PCI-1780 is a general purpose multiple channel counter/timer card for the PCI bus. It targets the AM9513 to implement the counter/timer function by CPLD. It provides eight 16-bit counter channels and 8 digital outputs and 8 digital inputs. The powerful Advantech-designed counter functions fulfill your industrial or laboratory application needs.

The following sections of this chapter will provide further information about features of the multifunction cards, a Quick Start for installation, together with some brief information on software and accessories for the PCI-1780 card.

1.1 Features

- □ 8 independent 16-bit counters
- □ 8 programmable clock source
- □ 8 digital TTL outputs and 8 digital TTL inputs
- Up to 20 MHz input frequency
- □ Multiple counter clock source selectable
- □ Counter output programmable
- □ Counter gate function
- □ Flexible interrupt source select
- Board ID

The Advantech PCI-1780 offers the following main features:

Flexible Counter Modes

The PCI-1780 features up to 12 programmable counter modes, to provides one shot output, PWM output, periodic interrupt output, time-delay output, and to measurement the frequency and the pulse width. The PCI-1780 is an ideal solution for variant counter/timer applications.

Special Shielded Cable for Noise Reduction

The PCL-10168 shielded cable is specially designed for the PCI-1780 for reducing noise. Its wires are all twisted pairs, with input signals and output signals separately shielded, providing minimal cross talk between signals and offering the best protection against EMI/EMC problems.

Counter mode table:

(N: No gate control, L: Level gate control, E: Edge gate control)

					-	-						
Counter Mode	Α	В	С	D	Ε	F	G	Н	I	J	κ	L
Special Gate (CM6)	0	0	0	0	0	0	0	0	0	0	0	0
Reload Source (CM5)	0	0	0	0	0	0	1	1	1	1	1	1
Repetition (CM4)	0	0	0	1	1	1	0	0	0	1	1	1
Gate Control (CM15~CM12)	Ν	L	Е	Ν	L	Е	Ν	L	Е	Ν	L	Е
Count to TC once, then disarm	1	1	1									
Count to TC twice, then disarm							1	1	1			
Count to TC repeatedly without disarming				1	1	1				1	1	1
Gate input dose not gate counter input	1			1			1			1		
Count only during active gate level		1			1			1			1	
Start count on active gate edge and stop count on next TC			1			1						
Start count on active gate edge and stop count on second TC									<			~
Start count on active gate edge and stop count on inactive gate edge												
Reload counter from Load Register on TC	1	1	1	1	1	1						
Reload counter on each TC, alternating reload source between Load and Hold Registers							~	~	~	1	~	~

Counter Mode	М	Ν	0	Ρ	Q	R	S	Т	U	V	W	Χ
Special Gate (CM6)	1	1	1	1	1	1	1	1	1	1	1	1
Reload Source (CM5)	0	0	0	0	0	0	1	1	1	1	1	1
Repetition (CM4)	0	0	0	1	1	1	0	0	0	1	1	1
Gate Control (CM15~CM12)	Ν	L	Е	Ν	L	Е	Ν	L	Е	Ν	L	Е
Count to TC once, then disarm	1	1	1									
Count to TC twice, then disarm							1	1	1			
Count to TC repeatedly without disarming				1	1	1				1	1	1
Gate input dose not gate counter input	1			1			1			1		
Count only during active gate level		1			1			1			✓	
Start count on active gate edge and stop count on next TC			1			1						
Start count on active gate edge and stop count on second TC									1			1
Start count on active gate edge and stop count on inactive gate edge			1			1			1			1
Reload counter from Load Register on TC	1	1	1	1	~	1						
Reload counter on each TC, alternating reload source between Load and Hold Registers							1	~	~	~	~	~

Note: Counter modes M, N, P, Q, S, T, V, W are identical to A, B, D, E, G, H, J, K.

Note:

So For detailed specifications of the PCI-1780, please refer to Appendix A,

Specifications.

1.2 Applications

- Event counting
- □ One shot output
- □ Programmable frequency output
- □ Frequency measurement
- □ Pulse width measurement
- □ PWM output
- Deriodic interrupt generation
- □ Time-delay generation

1.3 Installation Guide

Before you install your PCI-1780 card, please make sure you have the following necessary components:

□ PCI-1780 DA&C card

D PCI-1780 User's Manual

Driver software	Advantech DLL drivers					
	(included in the companion CD-ROM)					
Wiring cable	PCL-10168 (option)					
Wiring board	ADAM-3968 (option)					
Computer	Personal computer or workstation with a					
	PCI-bus slot (running Windows 2000/95/98/					
	NT/ME/XP)					

Some other optional components are also available for enhanced operation:

□ Application software ActiveDAQ, GeniDAQ or other third-party software packages

After you get the necessary components and maybe some of the accessories for enhanced operation of your Multifunction card, you can then begin the Installation procedures. Figure 1-1 on the next page provides a concise flow chart to give users a broad picture of the software and hardware installation procedures:




Fig. 1-1 Installation Flow Chart

1.4 Software Overview

Advantech offers a rich set of DLL drivers, third-party driver support and application software to help fully utilize the functions of your PCI-1780 card:

- Device Drivers (on the companion CD-ROM)
- □ LabVIEW driver*
- □ Advantech ActiveDAQ
- Advantech GeniDAQ

Programming choices for DA&C cards: You may use Advantech application software such as Advantech Device Drivers. On the other hand, advanced users can use another option for register-level programming, although it is not recommended due to its laborious and time-consuming nature.

Device Drivers

The Advantech Device Drivers software is included on the companion CD-ROM at no extra charge. It also comes with all Advantech DA&C cards. Advantech's device drivers feature a complete I/O function library to help boost your application performance. The Advantech Device Drivers for Windows 2000/95/98/ ME/NT/XP works seamlessly with development tools such as Visual C++, Visual Basic, Inprise C++ Builder and Inprise Delphi.

Register-level Programming

Register-level programming is reserved for experienced programmers who find it necessary to write code directly at the level of device registers. Since register-level programming requires much effort and time, we recommend that you use the Advantech Device Drivers instead. However, if register-level programming is necessary, you should refer to the relevant information in *Appendix C, Register Structure and Format*, or to the example codes included on the companion CD-ROM.

1.5 Device Drivers Programming Roadmap

This section will provide you a roadmap to demonstrate how to build an application from scratch using Advantech Device Drivers with your favorite development tools such as Visual C++, Visual Basic, Delphi and C++ Builder. The step-by-step instructions on how to build your own applications using each development tool will be given in the *Device Drivers Manual*. Moreover, a rich set of example source code is also given for your reference.

Programming Tools

Programmers can develop application programs with their favorite development tools:

- □ Visual C++
- Visual Basic
- 🗆 Delphi
- □ C++ Builder

For instructions on how to begin programming works in each development tool, Advantech offers a *Tutorial* Chapter in the *Device Drivers Manual* for your reference. Please refer to the corresponding sections in this chapter of the *Device Drivers Manual* to begin your programming efforts. You can also look at the example source code provided for each programming tool, since they can get you very well oriented.

The *Device Drivers Manual* can be found on the companion CD-ROM. Or if you have already installed the Device Drivers on your system, The *Device Drivers Manual* can be readily accessed through the *Start* button:

Start/Programs/Advantech Driver V2.0a/Device Driver Manual

The example source codes could be found under the corresponding installation folder such as the default installation path: *Program FilesAdvantechADSAPIExamples* For information about using other function groups or other development tools, please refer to the *Creating Windows 95/NT/2000 Application with Device Drivers* chapter and the *Function Overview* chapter on the *Device Drivers Manual*.

Programming with Device Drivers Function Library

Advantech Device Drivers offers a rich function library to be utilized in various application programs. This function library consists of numerous APIs that support many development tools, such as Visual C++, Visual Basic, Delphi and C++ Builder.

According to their specific functions or services, those APIs can be categorized into several function groups:

Digital Input/Output Function Group

- **Counter Function Group**
- □ Port Function Group (direct I/O)
- **D** Event Function Group

For the usage and parameters of each function, please refer to the *Function Overview* chapter in the *Device Drivers Manual*.

Troubleshooting Device Drivers Error

Driver functions will return a status code when they are called to perform a certain task for the application. When a function returns a code that is not zero, it means the function has failed to perform its designated function. To troubleshoot the Device Drivers error, you can pass the error code to **DRV_GetErrorMessage** function to return the error message. Or you can refer to the *Device Drivers Error Codes* Appendix in the *Device Drivers Manual* for a detailed listing of the Error Code, Error ID and the Error Message.

1.6 Accessories

Advantech offers a complete set of accessory products to support the PCI-1780 card. These accessories include:

Wiring Cable

 PCL-10168 The PCL-10168 shielded cable is specially designed for PCI-1780 cards to provide high resistance to noise. To achieve better signal quality, the signal wires are twisted in such a way as to form a "twisted-pair cable," reducing cross-talk and noise from other signal sources. Furthermore, its analog and digital lines are separately sheathed and shielded to neutralize EMI/EMC problems.

Wiring Boards

❑ ADAM-3968 The ADAM-3968 is a 68-pin SCSI-II wiring terminal module for DIN-rail mounting. This terminal module can be readily connected to the Advantech PC-Lab cards and allow easy yet reliable access to individual pin connections for the PCI-1780 card.

2. Installation

This chapter gives users a package item checklist, proper instructions about unpacking and step-by-step procedures for both driver and card installation.

2.1 Unpacking

After receiving your PCI-1780 package, please inspect its contents first. The package should contain the following items:

☑ PCI-1780 card

☑ Companion CD-ROM (DLL driver included)

☑ User's Manual

The PCI-1780 card harbors certain electronic components vulnerable to *electrostatic discharge* (ESD). ESD could easily damage the integrated circuits and certain components if preventive measures are not carefully paid attention to.

Before removing the card from the antistatic plastic bag, you should take following precautions to ward off possible ESD damage:

- Touch the metal part of your computer chassis with your hand to discharge static electricity accumulated on your body. Or use a grounding strap.
- Touch the anti-static bag to a metal part of your computer chassis before opening the bag.
- Take hold of the card only by the metal bracket when removing it from the bag.

After taking out the card, first you should:

• Inspect the card for any possible signs of external damage (loose or damaged components, etc.). If the card is visibly damaged, please notify our service department or the local sales representative immediately. Avoid installing a damaged card into your system.

Also, pay extra caution to the following aspects to ensure proper installation:

- ✓ Avoid physical contact with materials that could hold static electricity such as plastic, vinyl and Styrofoam.
- ✓ Whenever you handle the card, grasp it only by its edges. DO NOT TOUCH the exposed metal pins of the connector or the electronic components.

Note:

Keep the anti-static bag for future use. You might need the original bag to store the card if you have to remove the card from the PC or transport it elsewhere.

2.2 Driver Installation

We recommend you to install the driver before you install the PCI-1780 card into your system, since this will guarantee a smooth installation process.

The Advantech Device Drivers Setup program for the PCI-1780 card is included on the companion CD-ROM that is shipped with your DA&C card package. Please follow the steps below to install the driver software:

Step 1: Insert the companion CD-ROM into your CD-ROM drive.

Step 2: The Setup program will be launched automatically if you have the autoplay function enabled on your system. When the Setup Program is launched, you'll see the following Setup Screen.

Note:

If the autoplay function is not enabled on your computer, use Windows Explorer or the Windows *Run* command to execute SETUP.EXE on the companion CD-ROM.

AD\ANTECH Device Driver V2.0 Installation	
Eller Aller Start	
Please install "Advantech Device Manager" before installing other items.	
Device Manager	
Individual Drivers Latest device drivers help to optimize the performance of Advantech device.	
Examples & Utilities	
Back Your ePlatform Partner	

Fig. 2-1 The Setup Screen of Advantech Automation Software

- Step 3: Select the Individual Drivers option.
- **Step 4:** Select the specific device then just follow the installation instructions step by step to complete your device driver setup.



Fig. 2-2 Different options for Driver Setup

For further information on driver-related issues, an online version of *Device Drivers Manual* is available by accessing the following path:

Start/Programs/Advantech Device Drivers V2.0a/Device Driver Manual

2.3 Hardware Installation

Note:

Make sure you have installed the driver first before you install the card (please refer to 2.2 Driver Installation)

After the DLL driver installation is completed, you can now go on to install the PCI-1780 card in any PCI slot on your computer. But it is suggested that you should refer to the computer user manual or related documentation if you have any doubt. Please follow the steps below to install the card on your system.

- Step 1: Turn off your computer and unplug the power cord and cables. TURN OFF your computer before installing or removing any components on the computer.
- Step 2: Remove the cover of your computer.
- Step 3: Remove the slot cover on the back panel of your computer.
- **Step 4:** Touch the metal part on the surface of your computer to neutralize the static electricity that might be on your body.
- Step 5: Insert the PCI-1780 card into a PCI slot. Hold the card only by its edges and carefully align it with the slot. Insert the card firmly into place. Use of excessive force must be avoided, otherwise the card might be damaged.
- **Step 6:** Fasten the bracket of the PCI card on the back panel rail of the computer with screws.
- **Step 7:** Connect appropriate accessories (37-pin cable, wiring terminals, etc. if necessary) to the PCI card.
- **Step 8:** Replace the cover of your computer chassis. Re-connect the cables you removed in step 2.
- Step 9: Plug in the power cord and turn on the computer.

Note:

In case you installed the card without installing the DLL driver first, Windows 95/98/ME will recognize your card as an "unknown device" after rebooting, and will prompt you to provide the necessary driver. You should ignore the prompting messages (just click the *Cancel* button) and set up the driver according to the steps described in 2.2 Driver Installation.

After the PCI-1780 card is installed, you can verify whether it is properly installed on your system in the *Device Manager*:

- 1. Access the *Device Manager* through *Control Panel/System/Device Manager*.
- 2. The *device name* of the PCI-1780 should be listed on the *Device Manager* tab on the System *Property* Page.

System Properties ? 🗙
General Device Manager Hardware Profiles Performance
• View devices by type • • • • • • • • • • • • • • • • • • •
Computer AdvantechDAQ AdvantechPCI-1780 CDROM Disk drives Display adapters Floppy disk controllers Hard disk controllers AdvantechPCI-1780 Monitors AdvantechPCI-1780 Display adapters Displa
Properties Refresh Remove Print
OK Cancel

Fig. 2-3 The device name listed in the Device Manager

Note:

If your card is properly installed, you should see the *device name* of your card listed on the *Device Manager* tab. If you do see your device name listed on it but marked with an exclamation sign "!", it means your card has not been correctly installed. In this case, remove the card device from the *Device Manager* by selecting its device name and press the *Remove* button. Then go through the driver installation process again.

After your card is properly installed on your system, you can now configure your device using the *PCI-1780 Utility* program that has itself already been installed on your system during driver setup. A complete device installation procedure should include *board selection* and *device setup*. After that, you can operate this card through the *operation*. The following sections will guide you through the *board selection, device setup* and *operation* of your device.

2.4 Device Setup & Configuration

The *PCI-1780 Utility* program is a utility that allows you to setup, configure and test your device, and later store your settings on the system registry. These settings will be used when you call the APIs of Advantech Device Drivers.

Setting Up the Device

Step 1: To install the I/O device for your card, you must first run the Device Manager program (by accessing Start/Programs/ Advantech Device Drivers V2.0).

Step 2: You can then view the device(s) already installed on your system (if any) in the *Installed Devices* list box. Since you haven't installed any device yet, you might see a blank list such as the one below (Fig. 2-4).

evice Manager ¥2.0.1	
Your ePlatform Part	_
AD\ANTECH	Device Manager [®]
Installed Devices:	
My Computer	Setup Iest <u>R</u> emove
- Supported Devices:	
Advantech PCI-1761 Advantech PCI-1762 Advantech PCI-1762 Advantech PCI-71707 Advantech PCI-720 Advantech PCI-720 Advantech PCI-722/724/731 Advantech PCI-725 Advantech PCI-725 Advantech PCI-726/727/728 Advantech PCI-726/727/728 Advantech PCI-730	

Fig. 2-4 The Device Manager dialog box

Step 3: Scroll down the Supported Devices box to find the device that you wish to install, then click the Add... button to evoke the Existing unconfigured PCI-1780 dialog box such as one shown in Fig. 2-5. The Existing unconfigured PCI-1780 dialog box lists all the installed devices on your system. Select the device you want to configure from the list box and press the OK button.

Advantech PCI-1780 device(s) found	×
List below is how many PCI-1780 cards on MotherBoa Please select one from listing:	rd.
Device PCI-1780 BoardID= 7 I/O=C800H IRQ=10	OK
	Cancel

Fig. 2-5 The "Device(s) Found" dialog box

Step 4: After you have finished configuring the device, click OK and the device name will appear in the Installed Devices box as seen below:




Fig. 2-6 The Device Name appearing on the list of devices box

Note:

Solution States As we have noted, the *device name* "001:<PCI-1780 BoardID=7 Solution Point Poi

I/O=c800H>" begins with a *device number* "000", which is specifically assigned to each card. The *device number* is passed to the driver to specify which device you wish to control.

After your card is properly installed and configured, you can click the *Test...* button to test your hardware by using the testing utility we supplied. For more detailed information, please refer to *Chapter 2* of the *Device Drivers Manual*.

You can also find the rich examples on the CD-ROM to speed up your programming.

3. Signal Connections

3.1 Overview

Maintaining signal connections is one of the most important factors in ensuring that your application system is sending and receiving data correctly. A good signal connection can avoid unnecessary and costly damage to your PC and other hardware devices. This chapter provides useful information about how to connect input and output signals to the PCI-1780 via the I/O connector.

3.2 Switch and Jumper Settings

The PCI-1780 card has one function switch and five jumper settings.




Fig. 3-1 Card connector, jumper and switch locations

Board ID setting (SW1)

ID3	ID2	ID1	ID0	Board ID
1	1	1	1	0
1	1	1	0	1
1	1	0	1	2
1	1	0	0	3
1	0	1	1	4
1	0	1	0	5
1	0	0	1	6
1	0	0	0	7
0	1	1	1	8
0	1	1	0	9
0	1	0	1	10
0	1	0	0	11
0	0	1	1	12
0	0	1	0	13
0	0	0	1	14
0	0	0	0	15

Note: On: 1, Off: 0

3.3 Signal Connections

Pin Assignment

Figure 3-2 shows the pin assignments for the 68-pin I/O connector on the PCI-1780.

		/	
GND	68	34	FOUT3
GND	67	33	FOUT2
GND	66	32	FOUT1
GND	65	31	FOUT0
GND	64	30	OUT7
GND	63	29	OUT6
GND	62	28	OUT5
GND	61	27	OUT4
GND	60	26	OUT3
GND	59	25	OUT2
GND	58	24	OUT1
GND	57	23	OUT0
DO7	56	22	DO6
DO5	55	21	DO4
DO3	54	20	DO2
DO1	53	19	DO0
+5V	52	18	+5V
DI7	51	17	DI6
DI5	50	16	DI4
DI3	49	15	DI2
DI1	48	14	DI0
GND	47	13	EXT CLK
GATE7	46	12	GATE6
GATE5	45	11	GATE4
GATE3	44	10	GATE2
GATE1	43	9	GATE0
GND	42	8	CLK7
GND	41	7	CLK6
GND	40	6	CLK5
GND	39	5	CLK4
GND	38	4	CLK3
GND	37	3	CLK2
GND	36	2	CLK1
GND	35	1	CLK0

Fig. 3-2 I/O connector pin assignments for the PCI-1780

I/O Connector Signal Description

Signal Name	Reference	Direction	Description
GND	-	-	DC ground
+5V	GND	Output	+5 V _{DC} source
FOUT< 03 >	GND	Output	Frequency output channels
OUT< 07 >	GND	Output	Counter output channels
DO< 07 >	GND	Output	Digital output channels
EXT_CLK	GND	Input	External clock input
CLK< 07 >	GND	Input	Clock input channels
GATE< 07 >	GND	Input	Gate control channels
DI< 07 >	GND	Input	Digital input channels

 Table 3-2 I/O connector signal descriptions

Period measurement

This approach is a particular fit for a low frequency signal.




Figure 3-3: Period measurement

Implementing this measurement needs two counters. One for the up cycle period and another for the down cycle period. These added together gives the total period. The duty cycle can also be calculated by the up period being divided by the total period. Connect the unknown signal to each counter's Gate.

Apply a standard clock pulse to each counter. Counter 0 counts the up cycle. Counter 1 counts the down cycle. In PCI-1780, wiring is simple. Only connect the unknown signal to counter 0, and use the register to select the gate source. Counter 0 select the "Gate N", counter 1 select the "Gate N-1".

Apply the standard clock to both counters by clock source select register. It can change the clock for different measurement range. Counter 0 set as "Mode O" and gate polarity is positive. Counter 1 set as "Mode O" and gate polarity is negative.

Frequency measurement

This approach is a particular fit for a high frequency signal.




Figure 3-4: Frequency measurement

Implementing this measurement needs two counters. One for the up cycle period, another for the down cycle period. Adding them together gives the total period. The duty cycle can also be calculated by dividing the up period by the total period. Connect the unknown signal to each counter's Gate. Apply a standard clock to each counter. Counter 0 counts the up cycle. Counter 1 counts the down cycle. In PCI-1780, wiring is simple. Only connect the unknown signal to counter 0, and use the register to select the gate source. Counter 0 select the "Gate N", counter 1 select the "Gate N-1". Apply the standard clock to both counters by clock source select register. It could change the clock for different measurement range. Counter 0 set as "Mode O" and gate polarity is positive.

Appendix A. Specifications

Programmable Counter


Channela	9 (independent)							
Channels	8 (independent)							
Resolution	16-bit							
Programmable Clock Source	8 independent							
Programmable Counter Modes	12							
Max. Frequency	20 MHz							
Interrupt source	8 counter outputs							

Digital Input/Output

<u> </u>	-							
Input Channels	8							
Input Voltage	Low	0.8 V max.						
input voitage	High	2.4 V min.						
Interrupt source	Channel 0							
Output Channels		8						
Output Voltage	Low	0.5 V max. @ 24 mA (sink)						
Output voltage	High	2.4 V min. @ -15 mA (source)						

General

I/O Connector Type	68-pin SCSI-II female								
Dimensions	175 m	175 mm x 100 mm (6.9" x 3.9")							
	Typical	+5 V @ 900 mA							
Power	Max.	+5 V @ 1.2 A							
Consumption	Operation	0~60 °C (32~140 °F)							
Temperature	Operation	(refer to IEC 68-2-1,2)							
Temperature	Storage	-20~70 °C(-4~158 °F)							
Relative Humidity	5~95%RH non-condensing (refer to IEC 68-2-3)								
Certification	CE certified								



Appendix B. Block Diagram

Appendix C. Register Structure and Format

C.1 Overview

The PCI-1780 is delivered with an easy-to-use 32-bit DLL driver for user programming under the Windows 2000/95/98/NT/ME/XP operating system. We advise users to program the PCI-1780 using the 32-bit DLL driver provided by Advantech to avoid the complexity of low-level programming by register.

The most important consideration in programming the PCI-1780 at register level is to understand the function of the card's registers. The information in the following sections is provided only for users who would like to do their own low-level programming.

C.2 I/O Port Address Map

The PCI-1780 requires 32 consecutive addresses in the PC's I/O space. The address of each register is specified as an offset from the card's base address. For example, BASE+0 is the card's base address and BASE+6 is the base address plus six bytes.

Table C-1 shows the function of each register of the PCI-1780 or driver and its address relative to the card's base address.

	Base Address + HEX							PCI-17	780 Reg	gister	Forma	t					
			14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	w							C	ounter	• 0 Mo	de						
00H	••	CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
0011	R								Ν	/ A							
	IX.																
	W							C	Counte	r 0 Loa	ad						
02H	vv	CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
0211	R								Ν	/ A							
	ĸ																
	W		Counter 0 Hold														
04H	vv	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
04H	R			•	•		•		Ν	/ A			•	•	•	•	•
	ĸ																
	W							Οοι	inter 0	Comn	nand						
0011	vv														C2	C1	C0
06H	R		ΝΑ														
	W	Counter 1 Mode														•	
08H	vv	CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
υоп	Р		N/A														•
	R																
	14/	Counter 1 Load															
	W	CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
0AH	D								N	/A							
	R																
								C	Counte	r 1 Ho	ld						
0CH	W	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
	_								N	/A							
	R																
				1	1		1	Coι	inter 1	Comn	nand		1	1	1	1	1
	W														C2	C1	C0
0EH				1	1	I	1		N	/A	I	1	1	1	1	1	1
	R																
				l			L				1				I	l	I

Table C-1 PCI-1780 register format (Part 1)

Address International and the second sec	Bas								PCI-17	780 Re	gister	Forma	t					
MV CM15 CM14 CM13 CM12 CM11 CM10 CM0 CM8 CM7 CM6 CM6 CM3 CM2 CM1 CM0 R				14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
10H CM15 CM14 CM13 CM12 CM11 CM10 CM8 CM7 CM6 CM6 CM3 CM3 CM2 CM1 CM0 CM0 CM6 CM6 CM6 CM6 CM6 CM3 CM3 CM1 CM0 CM0 CM6 CM6 CM3 CM3 CM1 CM0 CM0 CM6 CM6 CM3 CM3 CM3 CM1 CM0 CM0 CM3 CM3 CM1 CM0 CM3 C		14/			•	•			С	ounter	[.] 2 Mo	de				•		
R Image: Conter 2 Load Image: Conter 2 Load 12H R Image: Conter 2 Load Image: Conter 2 Load R Image: Conter 2 Load Image: Conter 2 Load Image: Conter 2 Hold Image: Conter 2 Hold Image: Conter 2 Hold Image: Conter 2 Hold Image: Conter 2 Hold Image: Conter 2 Hold Image: Conter 2 Hold Image: Conter 2 Hold Image: Conter 2 Hold Image: Conter 2 Hold Image: Conter 2 Hold Image: Conter 2 Hold Image: Conter 2 Hold Image: Conter 2 Hold Image: Conter 2 Command Image: Conter 2 Command Image: Conter 2 Hold Image: Conter 2 Command Image: Conter 3 Mode Image: Conter 3 Mode Image: Conter 3 Mode Image: Conter 3 Mode Image: Conter 3 Load Image: Conter 3 Load Image: Conter 3 Load Image: Conter 3 Load Image: Conter 3 Load Image: Conter 3 Load Image: Conter 3 Load Image: Conter 3 Hold Image: Conter 3 Hold Image: Conter 3 Hold Image: Conter 3 Hold Image: Conter 3 Command Image: Conter 3 Command Image: Conter 3 Command Image: Conter 3 Hold Image: Conter 3 Hold Image: Conter 3 Hold Image: Conter 3 Command Image: Conter 3 Command	1011	vv	CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
Image: Normal with the second seco		_								N	/A							
12H W CL15 CL14 CL13 CL12 CL11 CL10 CL9 CL8 CL7 CL6 CL5 CL4 CL3 CL2 CL1 CL0 R		к																
12H CL15 CL14 CL13 CL12 CL11 CL10 CL9 CL8 CL7 CL6 CL6 CL4 CL3 CL2 CL1 CL0 R R N/A N/A N/A N/A N/A N/A N/A 14H R CH15 CH14 CH13 CH12 CH11 CH10 CH9 CH8 CH7 CH6 CH6 CH4 CH2 CH1 CH0 CH9 CH8 CH7 CH6 CH4 CH3 CH2 CH1 CH0 CH9 CH8 CH7 CH6 CH4 CH3 CH2 CH1 CH0 CH9 CH8 CH7 CH6 CH4 CH3 CH2 CH1 CH0 CH9 N/A N/A N N CH2 CH1 CH0 CH9 CH8 CH7 CH6 CH4 CH3 CH2 CH1 CH0 CH9 CH8 CH7 CH6 CH4 CH3 CH2 CH1 CH0 CH9 CH8 CM7 CM6 CM4 CM3 CM2 CM1 <td< td=""><td></td><td></td><td></td><td></td><td>1</td><td>1</td><td></td><td></td><td>c</td><td>counte</td><td>r 2 Loa</td><td>ad</td><td></td><td></td><td>1</td><td>1</td><td>1</td><td></td></td<>					1	1			c	counte	r 2 Loa	ad			1	1	1	
R Image: N/A 14H W CH15 CH14 CH13 CH12 CH11 CH10 CH9 CH8 CH7 CH6 CH5 CH4 CH2 CH1 CH0 R M CH15 CH14 CH13 CH12 CH11 CH10 CH9 CH8 CH7 CH6 CH5 CH4 CH2 CH1 CH0 R M CH15 CH14 CH12 CH11 CH10 CH9 CH8 CH7 CH6 CH5 CH4 CH2 CH1 CH0 R M COunter 2 Command M M C2 C1 C0 R M COunter 3 MOde M	4011	vv	CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
Image: Normal with the state of th	12H	_								N	/A							
W CH15 CH14 CH13 CH12 CH11 CH10 CH9 CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 R		к																
14H R CH15 CH14 CH13 CH12 CH10 CH10 CH9 CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 R N/A N/A N/A Image: Second conditions of the second conditis and the second conditions of the second conditis and				Counter 2 Hold														
R Image: Constraint of the second		VV	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
W Counter 2 Command 16H R Counter 3 Mode W Counter 3 Mode W CM15 CM14 CM13 CM12 CM11 CM10 CM9 CM8 CM7 CM6 CM5 CM4 CM3 CM2 CM1 CM0 R N/A R Counter 3 Load W CL15 CL14 CL13 CL12 CL11 CL10 CL9 CL8 CL7 CL6 CL5 CL4 CL3 CL2 CL1 CL0 R N/A IAH R W CL15 CL14 CL13 CL12 CL11 CL10 CL9 CL8 CL7 CL6 CL5 CL4 CL3 CL2 CL1 CL0 N/A N/A IAH R W CL15 CL14 CL13 CL12 CL11 CL10 CL9 CL8 CL7 CL6 CL5 CL4 CL3 CL2 CL1 CL0 N/A N/A IAH R W Counter 3 Hold W CH15 CH14 CH13 CH12 CH11 CH10 CH9 CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 N/A N/A ICH R ICH COunter 3 Counter 3 Load W Counter 3 Load ICH CH15 CH14 CH13 CH12 CH11 CH10 CH9 CH8 CH7 CL6 CL5 CL4 CL3 CL2 CL1 CL0 R Counter 3 Hold ICH COunter 3 COMMAN ICH COUNCA	14H	-																
16H W C2 C1 C0 R N/A N/A N/A N/A 18H W CM15 CM14 CM13 CM12 CM11 CM10 CM9 CM6 CM5 CM4 CM3 CM2 CM1 CM0 18H W CM15 CM14 CM13 CM12 CM11 CM10 CM9 CM6 CM5 CM4 CM3 CM2 CM1 CM0 R CM15 CM14 CM13 CM12 CM11 CM10 CM9 CM6 CM7 CM6 CM4 CM3 CM2 CM1 CM0 R CL15 CL14 CL13 CL12 CL11 CL10 CL9 CL8 CL7 CL6 CL5 CL4 CL3 CL2 CL1 CL0 R CL15 CL14 CL13 CL12 CL11 CL10 CL9 CL8 CL7 CL6 CL5 CL4 CL3 CL2 CL1 CL0 R CL15 CL14 CH13 CH12 CH11 CH10		к																
16H R C2 C1 C0 18H R Counter 3 Mode N/A Image: Counter 3 Load 18H R Image: Counter 3 Load N/A Image: Counter 3 Load 11AH R Image: Counter 3 Load Image: Counter 3 Load Image: Counter 3 Load 11AH R Image: Counter 3 Load Image: Counter 3 Load Image: Counter 3 Load 11AH R Image: Counter 3 Load Image: Counter 3 Load Image: Counter 3 Load 11AH R Image: Counter 3 Load Image: Counter 3 Load Image: Counter 3 Load 11AH R Image: Counter 3 Hold Image: Counter 3 Hold Image: Counter 3 Hold 11AH R Image: Counter 3 Hold Image: Counter 3 Hold Image: Counter 3 Hold 11CH R Image: Counter 3 Counter 3 Command Image: Counter 3 Command Image: Counter 3 Command 11CH R Image: Counter 3 Command Image: Counter 3 Command Image: Counter 3 Command 11CH Image: Counter 3 Command Image: Counter 3 Command Image: Counter 3 Command Image: Counter 3 Command 11CH Image: Counter 3 Command		14/							Cou	inter 2	Comn	nand						
$ \begin{tabular}{ c c c c c c } & $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$	4.01.1	VV														C2	C1	C0
Image: Normal information of the image: Normal informating the image: Normal information of the image	16H	R		N/A														
W CM15 CM14 CM13 CM12 CM11 CM10 CM9 CM8 CM7 CM6 CM5 CM4 CM3 CM2 CM1 CM0 R N/A W CL15 CL14 CL13 CL12 CL11 CL10 CL9 CL8 CL7 CL6 CL5 CL4 CL3 CL2 CL1 CL0 IAH R																		
18H CM15 CM14 CM13 CM12 CM11 CM10 CM9 CM8 CM7 CM6 CM5 CM4 CM3 CM2 CM1 CM0 R		14/		Counter 3 Mode														
	1011	vv	CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
Inclusion		п		<u> </u>														
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		к																
IAH CL15 CL14 CL13 CL12 CL11 CL10 CL9 CL8 CL7 CL6 CL5 CL4 CL3 CL2 CL1 CL0 IAH R		14/	Counter 3 Load															
R Image: N/A W Image: N/A V Image: N/A V Image: N/A Image: N/A V Image: N/A Image: N/A V Image: N/A	4 4 1 1	vv	CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
W Counter 3 Hold Counter 3 Hold 1CH CH15 CH14 CH13 CH12 CH11 CH10 CH9 CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 1CH R Counter 3 Hold W CH15 CH14 CH13 CH12 CH10 CH9 CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 R N/A W Counter 3 Command IEH N/A	ТАП	Р								N	/ A							
W CH15 CH14 CH13 CH12 CH11 CH10 CH9 CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 R N/A W Counter 3 Command IEH N/A		ĸ																
ICH CH15 CH14 CH13 CH12 CH11 CH10 CH9 CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 ICH R N/A N/A ICH ICH10 CH10 CH9 CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 N/A Counter 3 Command Counter 3 CC2 C1 C0 IEH IEH N/A IEH IEH IEH IEH IEE IEE <td< td=""><td></td><td>14/</td><td></td><td></td><td></td><td></td><td></td><td></td><td>C</td><td>Counte</td><td>r 3 Ho</td><td>ld</td><td></td><td></td><td></td><td></td><td></td><td></td></td<>		14/							C	Counte	r 3 Ho	ld						
R N/A W Counter 3 Command 1EH C2 C1 C0	1011	vv	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
W Counter 3 Command 1EH C2 C1 C0	TCH	Р								N	/ A	•			•	•	•	
1EH C2 C1 C0		к																
1EH C2 C1 C0		14/			•	•			Cou	inter 3	Comn	nand			•	•	•	
N/A	150	vv														C2	C1	C0
	ICH	P								N	/A							
		к																

Table C-1 PCI-1780 register format (Part 2) Percent (Part 2)

Ba: Addi								PCI-17	780 Reg	gister	Forma	t					
+ H		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	w							C	ounter	4 Mo	de						
20H	vv	CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
2011	R								Ν	/ A							
	n																
	w							C	Counte	r 4 Loa	ad						
22H	vv	CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
220	R								N	/A							
	ĸ																
	W							C	Counte	r 4 Ho	ld						
24H	vv	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
24⊓	R								N	/A							
	ĸ																
	W	Counter 4 Command															
2011	vv														C2	C1	C0
26H									N	/A							
	R																
	W		Counter 5 Mode														
28H	vv	CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
201	D			•			•		Ν	/ A	•			•	•	•	
	R																
	14/							C	counte	r 5 Loa	ad						
2AH	W	CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
ZAH									N	/A							
	R																
								C	Counte	r 5 Ho	ld						
	W	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
2CH	-								N	/A							
	R																
				1	1		1	Coι	inter 5	Comn	nand			1	1	1	L
	W														C2	C1	C0
2EH				1	1		1		N	/A	1			1	1	1	L
	R																
	I														I	I	L

Table C-1 PCI-1780 register format (Part 3)

Address Image: series Image: series<	Ba								PCI-17	780 Re	gister	Forma	t					
<table-container> M M CM15 CM14 CM13 CM12 CM11 CM10 CM9 CM8 CM7 CM6 CM5 CM4 CM3 CM2 CM1 CM0 R A<th></th><th></th><th>15</th><th>14</th><th>13</th><th>12</th><th>11</th><th>10</th><th>9</th><th>8</th><th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></table-container>			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<table-container>AndCM15CM14CM13CM12CM11CM10CM8CM8CM7CM6CM5CM4CM3CM2CM1CM0RRIIIIIIIIIIIIIIIA1RIIIIIIIIIIIIIIA2RIIIIIIIIIIIIIIA3RIIIIIIIIIIIIIIIA3RIII<th< td=""><td></td><td>۱۸/</td><td></td><td></td><td></td><td></td><td></td><td></td><td>С</td><td>ounter</td><td>[.] 6 Mo</td><td>de</td><td></td><td></td><td></td><td></td><td></td><td></td></th<></table-container>		۱۸/							С	ounter	[.] 6 Mo	de						
R Image: state stratement of the stratement	2011	vv	CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
Image: state in the state i	301	Б								N	/ A							
<table-container>Normal Norm</table-container>		ĸ																
324									C	ounte	r 6 Loa	ad						
R Image: state stratement of the strat	0011	vv	CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
Image: state s	32H	_								N	/A							
M CH15 CH14 CH13 CH12 CH10 CH10 CH9 CH8 CH7 CH6 CH6 CH4 CH3 CH12 CH10 CH10<		к																
34H M CH15 CH14 CH13 CH12 CH10 CH10 CH8 CH7 CH6 CH6 CH4 CH3 CH12 CH10 CH0 CH6 CH6 CH4 CH3 CH12 CH10 CH0 R									C	Counte	r 6 Ho	ld						
A A A A A A A A A		vv	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
Image: series of the series	34H	6								N	/A							
36H W I <thi< th=""> I<!--</td--><td></td><td>к</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></thi<>		к																
36H .			Counter 6 Command															
$ \begin{tabular}{ c c c c } \hline N A A $	0.011	vv														C2	C1	C0
Image: height of the state	30H	R								N	/A							
38H W CM15 CM14 CM13 CM12 CM11 CM10 CM9 CM8 CM7 CM6 CM4 CM3 CM2 CM1 CM0 R		к																
38H - CM15 CM14 CM13 CM12 CM11 CM10 CM9 CM8 CM7 CM6 CM4 CM3 CM2 CM1 CM0 R - </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>С</td> <td>ounter</td> <td>· 7 Mo</td> <td>de</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									С	ounter	· 7 Mo	de						
$ \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	2011	vv	CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	38H	6																
W CL15 CL14 CL13 CL12 CL11 CL10 CL9 CL8 CL7 CL6 CL5 CL4 CL3 CL2 CL1 CL0 R		ĸ																
3AH CL15 CL14 CL13 CL12 CL11 CL10 CL9 CL8 CL7 CL6 CL5 CL4 CL3 CL2 CL1 CL0 3AH R Image: Second					•				C	Counte	r 7 Loa	ad			•			
$ \begin{tabular}{ c c c c c c } \hline R & $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $	2411	vv	CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
Image: state of the state o	ЗАН			•	•	•				N	/ A	•			•	•	•	
W CH15 CH14 CH13 CH12 CH11 CH10 CH9 CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 R N/A W Counter 7 Command 3CH N/A		ĸ																
3CH CH15 CH14 CH13 CH12 CH11 CH10 CH9 CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 R		14/							C	Counte	r 7 Ho	ld						
R N/A W Counter 7 Command 3EH C2	2011	vv	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
W Counter 7 Command 3EH C2 C1 C0	3CH	р		•	•	•				N	/ A	•			•	•	•	
3EH C2 C1 C0		ĸ																
3EH C2 C1 C0		147							Cou	inter 7	Comn	nand						
N/A	2511	vv														C2	C1	C0
	JSEH	–		•		•	•			N	/ A					•	•	
		к																

Table C-1 PCI-1780 register format (Part 4)

Ва								PCI-17	780 Re	gister	Forma	t					
Addi + H		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	14/							Co	ommar	d Ena	ble						
	W									CE7	CE6	CE5	CE4	CE3	CE2	CE1	CE0
40H	_								N	/A							
	R																
	w							In	terrup	t Cont	rol						
42H	vv								DIO	C7	C6	C5	C4	C3	C2	C1	C0
42H	R			•				lı	nterrup	ot Statu	JS			•			
	ĸ																
	w	Clear Interrupt															
44H	vv								DI0	C7	C6	C5	C4	C3	C2	C1	C0
44⊓	R								N	/ A							
	ĸ																
	w								Digital	Outpu	ıt						
48H	vv									DO7	DO6	DO5	DO4	DO3	DO2	DO1	DO0
40П	R								Digita	l Input	:						
	ĸ									DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0
	w			•			•	•	N	/ A				•		•	
4EH	vv																
461	R								Воа	rd ID							
	ĸ													BD3	BD2	BD1	BD0

Table C-1 PCI-1780 register format (Part 5)

Ba: Addi								PCI-17	780 Re	gister	Forma	at					
+ H		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	w						T	F	OUT 0	Cont	rol	-				T	
50H					FOE		FS2	FS1	FS0					DV3	DV2	DV1	DV0
5011	R								Ν	/ A							
	R.																
	w							F	OUT 1	Cont	rol						
52H	vv				FOE		FS2	FS1	FS0					DV3	DV2	DV1	DV0
52H	6			•			•	•	N	/ A		•			•	•	•
	R																
							•	F	OUT 2	Cont	rol					L	
	W				FOE		FS2	FS1	FS0					DV3	DV2	DV1	DV0
54H	_			1				1	N	/A					1		
	R																
			1	1				F	OUT 3	Cont	rol				1		
	W				FOE		FS2	FS1	FS0					DV3	DV2	DV1	DV0
56H	_		1	1				1	N	/A					1		
	R																
								F	OUT 4	Cont	rol			1			
	W				FOE		FS2	FS1	FS0					DV3	DV2	DV1	DV0
58H	_		L					I	N	/A	1			1	1		1
	R																
								F	OUT 5	Cont	rol						
	W				FOE		FS2	FS1	FS0					DV3	DV2	DV1	DV0
5AH									N	/ A							
	R																
				1				F	OUT 6	Cont	rol			1	1		
	W				FOE		FS2	FS1	FS0	-				DV3	DV2	DV1	DV0
5CH			I	I				-		/A	1	I	I		I	L	_
	R									-							
			I	1	I		I	F	OUT 7	Cont	rol	<u> </u>	1	1	1	I	
	W				FOE		FS2	FS1	FS0					DV3	DV2	DV1	DV0
5EH					102		102	1.01		/A	I	<u> </u>	I	0.0	0.2		5.0
	R																

Table C-1 PCI-1780 register format (Part 6) (Part 6)

C.3 Counter 0/1/2/3/4/5/6/7 mode — BASE+00/08/10/18/20/28/30/38H

Base /	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
00H	w							С	ounte	· 0 Mod	de						
0011	vv	CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
0011	14/							C	ounter	^r 1 Moo	de						
08H	W	CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
4011	14/							С	ounter	2 Mod	de						
10H	W	CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
4011	14/							С	ounter	· 3 Mod	de						
18H	W	CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
2011	14/		Counter 4 Mode														
20H	W	CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
2011	14/							C	ounter	^r 5 Moo	de	•					
28H	W	CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
2011	W							С	ounter	6 Moo	de						
30H	vv	CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0
2011	14/							C	ounter	7 Moo	de	•					
38H		CM15	CM14	CM13	CM12	CM11	CM10	CM9	CM8	CM7	CM6	CM5	CM4	CM3	CM2	CM1	CM0

$T_{a}hl_{a}C$) DCI 1700 D_{a}	anistan fan aanutan	0/1/2/2/4/5/6/7 mode
Table C-2 PCI-1780 Re	egisier for counier	0/1/2/3/4/3/0/7 moae

CM1 ~ CM0 Output control

	00	Active high terminal count pulse
	01	Active low terminal count pulse
	10	TC toggled from low
	11	TC toggled from high
CM2	Output	enable control
	0	Disable (high impedance)
	1	Enabled
CM3	Count c	ontrol (up/down)
	0	Count down
	1	Count up
CM4	Count c	ontrol (once/repetitively)
	0	Count Once
	1	Count Repetitively

CM5	Count	control (reload)
	0	Reload from LOAD register
	1	Reload from LOAD or HOLD register
CM6	Count	control (special gate)
	0	Disable special gate
	1	Enable special gate
CM7	Count	control (special gate)
	0	Count on rising edge
	1	Count on falling edge
CM11 ~ CM8	Count	source selection
	0000	Internal clock
	0001	OUT N-1
	0010	CLK N
	0011	CLK N-1
	0100	FOUT 0
	0101	FOUT 1
	0110	FOUT 2
	0111	FOUT 3
	1000	FOUT 4
	1001	FOUT 5
	1010	FOUT 6
	1011	FOUT 7
	1100	GATE N-1
	1101	N/A
	1110	N/A
	1111	N/A
CM13 ~ CM12	Gate so	ource selection
	00	No gating
	01	OUT N-1
	10	GATE N
	11	GATE N-1

CM14	Gating	polarity selection
	0	High level for level active, rising edge for edge
		active
	1	Low level for level active, falling edge for edge
		active
CM15	Gate ac	tive edge or level
	0	Level active
	1	Edge active

C.4 Counter 0/1/2/3/4/5/6/7 load — BASE+02/0A/12/1A/22/2A/32/3AH

		$ \begin{array}{c c c c c c c c c c c c c c c c c c c $															
Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
02H	w							C	ounte	r 0 Loa	nd						
0211	vv	CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
0AH	w							C	counte	r 1 Loa	ıd						
UAN	vv	CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
12H	w							C	counte	r 2 Loa	d						
121	vv	CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
1AH	14/	Counter 3 Load															
ІАП	H W	CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
22H	w							C	counte	r 4 Loa	d						
2211	vv	CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
2AH	w							C	counte	r 5 Loa	ıd						
ΖАП	vv	CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
32H	w							C	counte	r 6 Loa	d						
3211	vv	CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
зан	14/							C	counte	r 7 Loa	ıd						
элп		CL15	CL14	CL13	CL12	CL11	CL10	CL9	CL8	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0

Table C-3 PCI-1780 Register for counter 0/1/2/3/4/5/6/7 load

C.5 Counter 0/1/2/3/4/5/6/7 hold — BASE+04/0C/14/1C/24/2C/34/3CH

		$ \begin{array}{c c c c c c c c c c c c c c c c c c c $															
Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
04H	w							C	Counte	r 0 Hol	d						
0411	vv	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
осн	w							C	Counte	r 1 Hol	d						
UCH	vv	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
4 4 1 1	w							C	Counte	r 2 Hol	d						
14H	vv	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
4011	14/							C	Counte	r 3 Hol	d			•			
1CH	H W	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
24H	w		Counter 4 Hold														
24⊓	vv	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
2CH	w							C	Counte	r 5 Hol	d						
201	vv	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
34H	14/	Counter 6 Hold															
34⊓	HW	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
2011	14/						•	C	Counte	r 7 Hol	d	•		•			
3CH		CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

Table C-4 PCI-1780 Register for counter 0/1/2/3/4/5/6/7 hold

CH15 ~ CH0 Counter hold data

C.6 Counter 0/1/2/3/4/5/6/7 command — BASE+06/0E/16/1E/26/2E/36/3EH

Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
06H	w							Οοι	inter 0	Comn	nand						
0011	vv														C2	C1	C0
0EH	\A/							Coι	inter 1	Comn	nand						
	vv														C2	C1	C0
16H	w							Coι	inter 2	Comn	nand						
1011	vv														C2	C1	C0
1EH	w							Coι	inter 3	Comn	nand						
1611	vv														C2	C1	C0
26H	w							Οοι	inter 4	Comn	nand						
2011	vv														C2	C1	C0
2EH	w							Coι	inter 5	Comn	nand						
201	vv														C2	C1	C0
36H	w							Οοι	inter 6	Comn	nand						
3011	vv														C2	C1	C0
3EH	w							Соц	inter 7	Comn	nand						
	vv														C2	C1	C0

Table C-5 PCI-1780 Register for counter 0/1/2/3/4/5/6/7 command

C2 ~ **C0**

Command code

- 000 Disarm counter
- 001 Load counter from LOAD
- 010 Disarm and save counter
- 011 Step counter
- 100 Arm counter
- **101** Load counter Arm counter
- **110** Save counter to HOLD
- **111** Reset counter

C.7 Command enable — BASE+40H

				140	le C-	01 C.	1-1/0	0 Kez	gisier	<i>j</i> 0 <i>r</i> 0	20mm	iana	enuo	ie			
Base /	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
40H	w							Co	ommar	nd ena	ble						
4011	vv									CE7	CE6	CE5	CE4	CE3	CE2	CE1	CE0

Table C-6 PCI-1780 Register for command enable

CEn	Counter	command enable bit ($n: 0 \sim 7$)
	0	Don't select this counter

1 Select the counter

C.8 Interrupt control — BASE+42H

Base Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
42H W							Ir	nterrup	t cont	rol						
421 1								DI0	C7	C6	C5	C4	C3	C2	C1	C0
Cn		Counter interrupt enable bit ($n: 0 \sim 7$)														
		0 Disable interrupt for this counter														
	1 Enable interrupt for this counter															
DI	n	Interrupt enable bit														

Table C-7 PCI-1780 Register for interrupt control

	0	Disable interrupt for this counter
	1	Enable interrupt for this counter
DIO	Interr	rupt enable bit
	0	Disable interrupt for DI0

Enable interrupt for DI0 1

C.9 Interrupt status — BASE+42H

Iable C-8 PCI-1/80 Register for interrupt status																	
Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
42H	R		Interrupt control														
420	ĸ	DI0 C7 C6 C5 C4 C3 C2 C1 C0															
	Cn				~	unter			t stat		`	0~7	7)				
			0 No interrupt occurred														

Table C 0 DCL 1700 Desister for inte ----

0	
1	Interrupt occurred

DIO	Interrupt status bit

- 0 No interrupt occurred form DI0
- Interrupt occurred form DI0 1

C.10 Clear interrupt — BASE+44H

Write any data to these two bytes to clear the interrupt.

				Ta	ble C	-9 P(CI-17	80 R	egiste	er for	clea	r inte	errup	t			
Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
44H	w		Clear interrupt														
	٧V																

Table C-9 PCI-1780 Register for clear interrupt

C.11 Digital output — BASE+48H

Table C-10 PCI-1780 Register for digital output	Table C-10	PCI-1780	Register	for	digital	output
---	------------	----------	----------	-----	---------	--------

										•			-				
Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
48H	w								Digital	outpu	t						
401	VV									DO7	DO6	DO5	DO4	DO3	DO2	DO1	DO0

C.12 Digital input — BASE+48H

	Table C-11 PCI-1780 Register for digital input 5 14 13 12 11 10 9 8 7 6 5 4 3 2														
5	14	13	12	11	10	9	8	7	6	5	4	3	2		

Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
48H	B		Digital input														
48H	n									DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0

C.13 Board ID — BASE+4EH

The PCI-1780 offers Board ID register BASE+4EH. With correct Board ID settings, users can easily identify and access each card during hardware configuration and software programming.

	Tuble C-12 T CI-1780 Register Jor bourn ID																
Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
4EH	R		Board ID														
4EH	ĸ													BD3	BD2	BD1	BD0

Table C-12 PCI-1780 Register for board ID

BD3 ~ DB0

Board ID

- **BD0** LSB of the Board ID
- **BD3** MSB of the Board ID

BD3	BD2	BD1	BD0	Board ID
1	1	1	1	15
1	1	1	0	14
1	1	0	1	13
1	1	0	0	12
1	0	1	1	11
1	0	1	0	10
1	0	0	1	9
1	0	0	0	8
0	1	1	1	7
0	1	1	0	6
0	1	0	1	5
0	1	0	0	4
0	0	1	1	3
0	0	1	0	2
0	0	0	1	1
0	0	0	0	0

		1	ubie	<u>C-15</u>	ICI	-1700	/ Keg	isier	JOF F	001	0/1/.	2/3/4/	5/0/		uroi		
Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
50H	w	FOUT 0 Control															
50H	vv				FOE		FS2	FS1	FS0					DV3	DV2	DV1 DV1 DV1 DV1 DV1 DV1	DV0
52H	w	FOUT 1 Control															
5211	vv				FOE		FS2	FS1	FS0					DV3	DV2	DV1	DV0
54H	w	FOUT 2 Control															
5411	vv				FOE		FS2	FS1	FS0					DV3	DV2	DV1	DV0
56H	w	FOUT 3 Control															
5011	vv				FOE		FS2	FS1	FS0					DV3	DV2	DV1	DV0
58H	w	FOUT 4 Control															
5011	vv				FOE		FS2	FS1	FS0					DV3	DV2	DV1	DV0
5AH	w	FOUT 5 Control															
5711	vv				FOE		FS2	FS1	FS0					DV3	DV2	DV1	DV0
5CH	w	FOUT 6 Control															
5011	**				FOE		FS2	FS1	FS0					DV3	DV2	DV1	DV0
5EH	w							F	OUT 7	Contr	ol						
	~ ~				FOE		FS2	FS1	FS0					DV3	DV2	DV1	DV0

C.14 FOUT 0/1/2/3/4/5/6/7 control — BASE + 50~5FH

Table C-13 PCI-1780 Register for FOUT 0/1/2/3/4/5/6/7 Control

 $DV3 \sim DV0$

FOUT divider

- 0000 Divide by 1 Divide by 2 0001 0010 Divide by 3 0011 Divide by 4 Divide by 5 0100 0101 Divide by 6 0110 Divide by 7 0111 Divide by 8 Divide by 9 1000 Divide by 10 1001 1010 Divide by 11 Divide by 12 1011 1100 Divide by 13 Divide by 14 1101 1110 Divide by 15
- **1111** Divide by 16

FS2 ~ FS0	FOUT	source
	000	External clock
	001	CLK N
	010	FOUT N-1
	011	10 MHz clock
	100	1 MHz clock
	101	100 KHz clock
	110	10 KHz clock
FOE	111	1 KHz clock
FOE	FOUT	output enable
	0	Disable
	1	Enable

Appendix D. Waveform of each mode

The PCI-1780 offers 16 powerful counter functions to fulfill your industrial or laboratory applications. This chapter will describe each mode in detail with the waveform diagram.

Counter mode descriptions

Counter Mode register bits CM15-CM12 and CM6-CM4 select the operating mode for each counter (see Table D-1). To simplify references to a particular mode, each mode is assigned a letter from **A** through **X**. Representative waveforms for the counter modes are illustrated in Figure **A** through **X** (because the letter suffix in the figure number is keyed to the mode, Figures **M**, **N**, **P**, **Q**, **V**, **W** do not exist).

The figures assume counting on rising source edges. Those modes, which automatically disarm the counter (CM4 = 0) are shown with the WR pulse entering the required ARM command; for modes which count repetitively (CM4 = 1) the ARM command is omitted. Both a TC output waveform and a TC Toggled output waveform are shown for each mode.

The symbols L and H are used to represent count values equal to the Load and Hold register contents, respectively. The symbols K and N represent arbitrary count values. For each mode, the required bit pattern in the Counter Mode register is shown; "don't care" bits are marked "X". These figures are designed to clarify the mode descriptions.

To keep the following mode descriptions concise and to the point, the phrase "source edges" is used to refer to active-going source edges only, not to inactive-going edges. Similarly, the phrase "gate edges" refers only to active-going gate edges. Also, again to avoid verbosity and euphuism, the descriptions of some modes state that a counter is stopped or disarmed "on a TC, inhibiting further counting." As is fully explained in the TC section of the document, for these modes the counter is actually stopped or disarmed following the active-going source edge which drives the counter out of TC. In other words, since a counter in the TC state always counts, irrespective of it's gating of arming status, the stopping or disarming of the count sequence is delayed until TC is terminated.

Counter mode table:

(N: No gate control, L: Level gate control, E: Edge gate control)

Counter Mode	Α	в	С	D	Ε	F	G	Н	Ι	J	κ	L
Special Gate (CM6)	0	0	0	0	0	0	0	0	0	0	0	0
Reload Source (CM5)	0	0	0	0	0	0	1	1	1	1	1	1
Repetition (CM4)	0	0	0	1	1	1	0	0	0	1	1	1
Gate Control (CM15~CM12)	Ν	L	Е	Ν	L	Е	Ν	L	Е	Ν	L	Е
Count to TC once, then disarm	1	1	1									
Count to TC twice, then disarm							1	1	1			
Count to TC repeatedly without disarming				1	1	1				1	<	<
Gate input dose not gate counter input	1			1			1			1		
Count only during active gate level		1			1			1			<	
Start count on active gate edge and stop count on next TC			1			1						
Start count on active gate edge and stop count on second TC									1			<
Start count on active gate edge and stop count on inactive gate edge												
Reload counter from Load Register on TC	1	1	1	1	1	1						
Reload counter on each TC, alternating reload source between Load and Hold Registers							1	1	1	1	~	1
	1			_		_	-	-				
Counter Mode	М	Ν	0	Ρ	Q	R	S	Т	U	V	W	Χ
Special Gate (CM6)	1	1	1	1	1	1	1	1	1	1	1	1
Reload Source (CM5)	0	0	0	0	0	0	1	1	1	1	1	1
Repetition (CM4)	0	0	0	1	1	1	0	0	0	1	1	1
Gate Control (CM15~CM12)	Ν	L	Е	Ν	L	Е	Ν	L	Е	Ν	L	Е
Count to TC once, then disarm	1	1	1									
Count to TC twice, then disarm							1	1	1			
Count to TC repeatedly without disarming												

Table D-1 PCI-1780 counter mode


Counter Mode	М	Ν	0	Ρ	Q	R	S	Т	U	V	W	X
Special Gate (CM6)	1	1	1	1	1	1	1	1	1	1	1	1
Reload Source (CM5)	0	0	0	0	0	0	1	1	1	1	1	1
Repetition (CM4)	0	0	0	1	1	1	0	0	0	1	1	1
Gate Control (CM15~CM12)	Ν	L	Е	Ν	L	Е	Ν	L	Е	Ν	L	Е
Count to TC once, then disarm	1	1	1									
Count to TC twice, then disarm							1	1	<			
Count to TC repeatedly without disarming				<	1	<				<	1	1
Gate input dose not gate counter input	1			1			1			1		
Count only during active gate level		1			1			1			1	
Start count on active gate edge and stop count on next TC			1			1						
Start count on active gate edge and stop count on second TC									1			1
Start count on active gate edge and stop count on inactive gate edge			1			1			1			1
Reload counter from Load Register on TC	1	1	1	1	1	1						
Reload counter on each TC, alternating reload source between Load and Hold Registers							~	1	1	1	~	~

Note: Counter modes M, N, P, Q, S, T, V, W are identical to A, B, D, E, G, H, J, K.

D.1 Mode A waveform

Software-Triggered Strobe with No Hardware Gating

Mode A is one of the simplest operating modes. The counter will be available for countering source edges when it is issued and ARM command. On each TC the counter will reload from the **Load** register and automatically disarm itself, inhibiting further counting. Counting will resume when a new ARM command is issued.




Mode A Waveforms

D.2 Mode B waveform

Software-Triggered Strobe with Level Gating

Mode B is identical to Mode A except that source edges are counted only when the assigned Gate is active. The counter must be armed before counting can occur. Once armed, the counter will count all source edges that occur while the Gate is active and disregard those edges which occur while the Gate is inactive.

This permits the Gate to turn the count process on and off. On each TC the counter will reload from the **Load** register and automatically disarm itself, inhibiting further counting until a new ARM command is issued.



Mode B Waveforms


D.3 Mode C waveform

Hardware-Triggered Strobe

Mode C is identical to Mode A, except that counting will not begin until a Gate edge is applied to the armed counter, the counter must be armed before application of the triggering Gate edge; Gate edges applied to a disarmed counter are disregarded.

The counter will start counting on the first source edge after the triggering Gate edge and will continue counting until TC. At TC, the counter will reload from the **Load** register and automatically disarm itself. Counting will then remain inhibited until a new ARM command and a new Gate edge are applied in that order.

Note that after application of a triggering Gate edge, The Gate input will be disregarded for the remainder of the count cycle. This differs from Mode B, where the Gate can be modulated throughout the count cycle to stop and start the counter.




Mode C Waveforms

D.4 Mode D waveform

Rate Generator with No Hardware Gating

Mode D is typically used in frequency generation applications. In this mode, the Gate input does not affect counter operation. Once armed, the counter will count to TC repetitively. On each TC the counter will reload itself from the **Load** register; hence the **Load** register value determines the time between TCs. A square wave rate generator may be obtained by specifying the TC Toggled output mode in the Counter Mode register.




Mode D Waveforms

D.5 Mode E waveform

Rate Generator with Level Gating

Mode E is identical to Mode D, except the counter will only count those source edges that occur while the Gate input is active. This feature allows the counting process to be enabled and disabled under hardware control. A square wave rate generator may be obtained by specifying the TC Toggled output mode.




Mode E Waveforms

D.6 Mode F waveform

Non-Retriggerable One-Shot

Mode F provides a non-retriggerable one-shot timing function. The counter must be armed before it will function. Application of a Gate edge to the armed counter will enable counting. When the counter reaches TC, it will reload itself from the **Load** register. The counter will then stop counting, awaiting a new Gate edge.

Note that unlike Mode C, a new ARM command is not needed after TC, only a new Gate edge. After application of a triggering Gate edge, the Gate input is disregard until TC.



Mode F Waveforms


D.7 Mode G waveform

Software-Triggered Delayed Pulse One-Shot

In Mode G, the Gate does not affect the counter's operation. Once armed, the counter will count to TC twice and then automatically disarm itself. For most applications, the counter will initially be loaded from the **Load** register either by a LOAD command or by the last TC of an earlier timing cycle.

Upon counting to the first TC, the counter will reload itself from the **Hold** register. Counting will proceed until the second TC, when the counter will reload itself from the **Load** register and automatically disarm itself, inhibiting further counting. Counting can be resumed by issuing a new ARM command.

Specifying the TC Toggled output mode in the Counter Mode register may generate a software-triggered delayed pulse one-shot. The initial counter contends control of the delay from the ARM command until the output pulse starts. The **Hold** register contents control the pulse duration.




Mode G Waveforms

D.8 Mode H waveform

Software-Triggered Delayed Pulse One-Shot with Hardware Gating

Mode H is identical to Mode G except that the Gate input is used to qualify which source edges are to be counted. The counter must be armed for counting to occur. Once armed, the counter will count all source edges that occur while the Gate is active and disregard those source edges that occur while the Gate is inactive. This permits the Gate to turn the count process on and off.

As with Mode G, the counter will be reloaded from the **Hold** register on the first TC and reloaded from the **Load** register and disarmed on the second TC. This mode allows the Gate to control the extension of both the initial output delay time and the pulse width.




Mode H Waveforms

D.9 Mode I waveform

Hardware-Triggered Delayed Pulse Strobe

Mode I is identical to Mode G, except the counting will not begin until a Gate edge is applied to an armed counter. The counter must be armed before application of the triggering Gate edge; Gate edges applied to a disarmed counter are disregarded. An armed counter will start counting on the first source edge after the triggering Gate edge. Countering will then proceed in the same manner as in Mode G. After the second TC, the counter will disarm itself. An ARM command and Gate edge must be issued in this order to restart counting.

Note that after application of a triggering Gate edge, the Gate input will be disregarded until the second TC. This differs form Mode H, where the Gate can be modulated throughout the count cycle to stop and start the counter.



Mode I Waveforms


D.10 Mode J waveform

Variable Duty Cycle Rate Generator with No Hardware Gating

Mode J will find the greatest usage in frequency generation applications with variable duty cycle requirements. Once armed, the counter will count continuously until it is issued a DISARM command.

On the first TC, the counter will be reloaded from the **Hold** register. Counting will then proceed until the second TC at which time the counter will be reloaded from the **Load** register. Counting will continue, with the reload source alternating on each TC, until a DISARM command is issued to the counter. (The third TC reloads form the **Hold** register, the fourth TC reloads form the **Load** register, etc.)

Specifying the TC Toggled output in the Counter Mode register can generate a variable duty cycle output. The **Load** and **Hold** values then directly control the output duty cycle, with high resolution available when relatively high count values are used.




Mode J Waveforms

D.11 Mode K waveform

Variable Duty Cycle Rate Generator with Level Gating

Mode K is identical to Mode J except that source edges are only counted when the Gate is active. The counter must be armed for counting to occur. Once armed, the counter will count all source edges that occur while the Gate is active and disregard those source edges that occur while the Gate is inactive. This permits the Gate to turn the count process on and off.

As with Mode J, the reload source used will alternate on each TC, starting with the **Hold** register on the first TC after any allows the Gate to modulate the duty cycle of the output waveform. It can affect both the high and low portions of the output waveform.




Mode K Waveforms

D.12 Mode L waveform

Hardware-Triggered Delayed Pulse One-Shot

Mode L is similar to Mode J except that counting will not begin until a Gate edge is applied to an armed counter. The counter must be armed before application of the triggering Gate edge; Gate edges applied to a disarmed counter are disregarded. The counter will start counting source edges and counting will proceed until the second TC.

Note that after application of a triggering Gate edge, the Gate input will be disregarded for the remainder of the count cycle. This differs from Mode K, where the gate can be modulated throughout the count cycle to stop and start the counter. On the first TC after application of the triggering Gate edge, the counter will be reloaded from the **Hold** register. On the second TC, the counter will be reloaded from the **Load** register and counting will stop until a new edge is issued to the counter. Note that unlike Mode K, new Gate edges are required alter every second TC to continue counting.





Mode L Waveforms

D.13 Mode O waveform

Hardware-Triggered Strobe with Edge Disarm

Mode O, shown in Figure O, is identical to Mode C except that the counter will be disarmed while an inactive-going Gate edge is applied to the counter. And the counter will hold the count value until it is issued a LOAD command or REST command.






Mode O Waveforms

D.14 Mode R waveform

Non-Retriggerbale One-Shot with Edge Disarm

Mode R is identical to Mode F except that the counter will be disarmed while an inactive-going Gate edge is applied to the counter. And the counter will hold the count value until it is issued a LOAD command or REST command.




Mode R Waveforms

D.15 Mode U waveform

Hardware-Triggered Delayed Pulse Strobe with Edge Disarm


Mode U is identical to Mode I except that the counter will be disarmed while the Gate an inactive-going Gate edge is applied to the counter. And the counter will hold the count value until it is issued a LOAD command or REST command.



D.16 Mode X waveform

Hardware-Triggered Delayed Pulse One-Shot with Edge Disarm

Mode X is identical to Mode L except that the counter will be disarmed while an inactive-going Gate edge is applied to the counter. And the counter will hold the count value until it is issued a LOAD command or REST command.



Mode X Waveforms